dc.contributor.author | Bos, Steven | |
dc.contributor.author | Risto, Halvor Nybø | |
dc.contributor.author | Gundersen, Henning | |
dc.date.accessioned | 2023-02-16T08:25:42Z | |
dc.date.available | 2023-02-16T08:25:42Z | |
dc.date.created | 2023-01-30T15:23:48Z | |
dc.date.issued | 2022 | |
dc.identifier.citation | Bos, S., Risto, H. N. & Gundersen, H. (2022, 27. mai-1. juni). Beyond CMOS: Ternary and mixed radix CNTFET circuit design, simulation and verification [Paperpresentasjon]. 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX. | en_US |
dc.identifier.issn | 0271-4302 | |
dc.identifier.uri | https://hdl.handle.net/11250/3051315 | |
dc.description.abstract | For three-valued or ternary computing to be an alternative for binary, new multiple valued logic (MVL) electronic design automation (EDA) tools are needed. In this article we present a novel MVL logic synthesis tool to generate binary, ternary and hybrid (mixed radix) circuits using carbon nanotube FETs (CNTFETs). The web-based open source EDA tool aids in design, simulation and verification aspects including a direct netlist export to HSPICE. We demonstrate a fundamental building block of a balanced ternary computer using the tool, a ternary D flip-flop. We show that mixed radix design can reduce transistor count. | en_US |
dc.language.iso | eng | en_US |
dc.title | Beyond CMOS: Ternary and mixed radix CNTFET circuit design, simulation and verification | en_US |
dc.type | Journal article | en_US |
dc.type | Peer reviewed | en_US |
dc.description.version | acceptedVersion | en_US |
dc.rights.holder | © 2022 IEEE. | en_US |
dc.source.pagenumber | 80-85 | en_US |
dc.source.journal | IEEE International Symposium on Circuits and Systems proceedings | en_US |
dc.identifier.doi | https://doi.org/10.1109/ISCAS48785.2022.9937259 | |
dc.identifier.cristin | 2118703 | |
cristin.ispublished | true | |
cristin.fulltext | postprint | |
cristin.qualitycode | 1 | |